IBM Mainframe Forum

Mainframe Technical Support Forums

Skip to content


D M=CPU Output sequence of processors



Post anything related to mainframes (IBM & UNISYS) if not fit in any of the above categories
Post a reply

D M=CPU Output sequence of processors

Postby WILLYMAKEIT » Wed Sep 16, 2009 1:19 am

In what sequence are the processors defined on a given LPAR with the command D M=CPU?
Particularly when you have general CPs, zAAPs, zIIPs, and have some onleine some offline and some reserved.
I know this is effected by the activation profile, but cannot find documentation which addresses the order in which the processors are shown.
WILLYMAKEIT
 
Posts: 1
Joined: Wed Sep 16, 2009 12:46 am
Has thanked: 0 time
Been thanked: 0 time
Top

Re: D M=CPU Output sequence of processors

Postby aquarius » Wed Sep 16, 2009 7:05 pm

It varies from organisation to organisation. The sequential order are customised in parmlib.Your system programmer can explain more better way regarding the order of display.
aquarius
 
Posts: 6
Joined: Wed Sep 16, 2009 6:34 pm
Has thanked: 0 time
Been thanked: 0 time
Top
Post a reply

Return to All other Mainframe Topics

 


  • Related topics
    Replies
    Views
    Last post
Forum Rules|FAQ|Subscriptions|Bookmarks
cron